Public Article
-
verified
ASIC Design of Approximate Booth Multiplier
ISSN: 2348 - 2273Publisher: author   
ASIC Design of Approximate Booth Multiplier
Indexed in
Technology and Engineering
ARTICLE-FACTOR
1.3
Article Basics Score: 3
Article Transparency Score: 3
Article Operation Score: 3
Article Articles Score: 3
Article Accessibility Score: 2
SUBMIT PAPER ASK QUESTION
International Category Code (ICC):
ICC-1802
Publisher: International Journal Of Electrical Electronics & Computer..
International Journal Address (IAA):
IAA.ZONE/234855912273
eISSN
:
2348 - 2273
VALID
ISSN Validator
Abstract
Approximate computing or Inexact computing is a methodology designed to achieve low power, high performance multipliers and also reduces the circuit complexity by relaxing the requirement of strict accuracy. Multipliers contribute to a lot of delay and consumes high power due to increased number of switching operations. With the advancement of technology, the demand for high speed processors and thus the demand for energy- efficient arithmetic units has increased. In this brief, we present the design of approximate booth multipliers based on approximate radix 4 booth encoding algorithms and a regular partial product array.